Ncore CSR access update Architecture Specification

Release: 1.0

Rev: 0.7, April 1, 2024

Arteris® Ncore CSR access update Architecture Specification

Copyright © 2024 Arteris© or its affiliates. All rights reserved.

**Release Information**

|  |  |  |  |
| --- | --- | --- | --- |
| *Version* | *Editor* | *Change* | *Date* |
| 0.5 | MK | Initial Document | 08/25/2021 |
| 0.6 | MK | Update on register properties | 10/18/2022 |
| 0.7 | HL | Updated fnCsrAccess description and usage per [[MAES-5340](https://arterisip.atlassian.net/browse/MAES-5340#icft=MAES-5340)] and minutes of discussion and agreement on [[fnCsrAccess Use](https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/286392376/fnCsrAccess+Use)] | 4/1/2024 |
|  |  |  |  |
|  |  |  |  |
| Legend: | MK | Mohammed |  |
|  | MF  HL | Michael Frank  Hao Luan |  |
|  | Xx | Whoever else edited this document |  |

**Confidential Proprietary Notice**

This document is CONFIDENTIAL AND PROPRIETARY to Arteris, Inc. or its applicable subsidiary or affiliate (collectively or as applicable, “Arteris” or “Arteris IP”), and any use by you is subject to the terms of the agreement between you and Arteris IP or the terms of the agreement between you and the party authorized by Arteris IP to disclose this document to you.

This document is also protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arteris IP.  **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.  You are prohibited from altering or deleting this notice from any use by you of this document.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information: (i) for the purposes of determining whether implementations infringe any third party patents;(ii) for developing technology or products which avoid any of Arteris IP's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arteris IP technology described in this document with any other products created by you or a third party, without obtaining Arteris IP's prior written consent.

THIS DOCUMENT IS PROVIDED “AS IS”.  ARTERIS IP PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arteris IP makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.  This document may include technical inaccuracies or typographical errors.  Arteris IP makes no representations or warranties against the risk or presence of same.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARTERIS IP BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARTERIS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be solely responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arteris IP's customers is not intended to create or refer to any partnership relationship with any other company. Arteris IP may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arteris IP, then the click-through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the agreement shall prevail.

The Arteris IP name and corporate logo, and words marked with ® or ™ are registered trademarks or trademarks of Arteris (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arteris IP's trademark usage guidelines, available from Arteris IP upon request by emailing to contracts@arteris.com.

Copyright © 2020 Arteris Inc. or its applicable subsidiary or affiliate. All rights reserved.

**Confidentiality Status**

This document is Confidential and Proprietary. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arteris IP and the party that Arteris IP delivered this document to.

**Product Status**

The information in this document is ***Preliminary***.

**Web Address**

[http://www.arteris.com](http://www.arteris.com/)

Table of Contents

Introduction 9

1.1 Parameters 9

1.2 Detailed Description 9

1.2.1 Ncore register space attribute register (xNRSAR) 9

Opens 11

Glossary 12

Notes 13

Table of Figures

***No table of figures entries found.***

Table of Tables

[Table 1 fnCsrAcess Parameter 9](#_Toc162870440)

[Table 2 xNRSAR Attribute Definition 10](#_Toc162870441)

Preface

This preface introduces the Arteris® Network-on-Chip Hierarchical Coherency Engine Architecture Specification.

**About this document**

This technical document is for the Arteris Network-on-Chip Hierarchical Coherency Engine Architecture. It describes the subsystems and their function along with the system's interactions with the external subsystems. It also provides reference documentation and contains programming details for registers.

**Product revision status**

*TBD*

**Intended audience**

This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses or intend to use the Arteris Network-on-Chip Hierarchical Coherency System (ANoC-HCS).

**Using this document**

*TBD*

**Glossary**

The Arteris© Glossary is a list of terms used in Arteris© documentation, together with definitions for those terms. The Arteris© Glossary does not contain terms that are industry standard unless the Arteris© meaning differs from the generally accepted meaning.

**Typographic conventions**

*italic*

Introduces special terminology, denotes cross-references, and citations.

**bold**

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

*monospace italic*

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name. monospace italic Denotes arguments to monospace text where the argument is to be replaced by a specific value. monospace bold Denotes language keywords when used outside example code.


SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the Arteris® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

**Timing diagrams**

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



**Signals**

The signal conventions are:

**Signal level**

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW.   
Asserted means:

* HIGH for active-HIGH signals.
* LOW for active-LOW signals.

**Lowercase n**

At the start or end of a signal name denotes an active-LOW signal.

**Additional reading**

This book contains information that is specific to this product. See the following documents for other relevant information.

History of the World II, Mel Brooks.

# Introduction

This specification describes changes to be made to improve CSR access from security perspective

## Parameters

A new unit level parameter that applies to all AIUs is introduced; it is shown in Table 1.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Name: fnCsrAccess | | Type: Boolean | Visibility: User | |
|  | **Architecture** | **Release** | | **Default** |
|  | *Valid values* | *Valid Values* | |  |
| Value | True, False | False | | False |
| Constraint | Must be true on at-least one AIU. Otherwise, Maestro will flag an error. Always false on coherent AXI NCAIU where ncMode parameter is set to false | | | |
| Customer Description | Enables CSR access via this AIU | | | |
| Engineering Description |  | | | |

Table 1 fnCsrAcess Parameter

Maestro enforces at least one initiator to have fnCsrAccess set, it will flag an error if otherwise. This implies that the configuration DII is always present. Also Maestro should not enforce the upper limits on the number of AIUs that have CSR access.

There is another built-in fnCsrAccess from the Ncore perspective, which is the debug APB interface. The end user doesn’t have the option to remove. Therefore, for those customers who need to comply safety feature with only one CSR initiator, either one of the two options below should be chosen:

* Customer might externally disable the debug APB interface at the SoC level;
* Or by programming the NRS bit described in section 1.2.1 to disable the AIU fnCsrAccess while leaves the external APB interface for the access.

## Detailed Description

A new NRSAR register is added this register has a valid field that is set based on fnCsrAccess parameter. If the parameter is true then the valid field resets to 1 if the parameter is false then the valid field resets to 0. Hardware should use this valid field to qualify a transaction hit to the CSR address space. When valid is not set this will likely result in no BAR hit error.

Note: xNRSBHR and xNRSBLR should not be visible to customer and scope set to Engg or register condition changed to 0

### Ncore register space attribute register (xNRSAR)

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Bits | Name | Access | Reset | Description |
| 30:0 | Reserved | RO | 0x0 |  |
| 31 | NRS valid | R/W | fnCsrAccess | Set high to enable CSR access via this AIU (This field must be RO for AIUs where the fnCsrAccess parameter is set and R/W where fnCsrAccess parameter is not set) |

Table 2 xNRSAR Attribute Definition

# Opens

Questions/Feedback/Need to discuss:

# Glossary

Arteris

A NoC Company

NCore3

A coherent NoC provided by Arteris with AMBA interfaces and built-in caches.

# Notes

Notes ……